CARDIAC: Basys2 Edition

User Manual

Eric W. Mann 5/10/2014

Learn to input, step through, run, and modify programs using the architecture of the CARDIAC computer developed by Bell Telephone Laboratory in 1968 which has been implemented using a Basys2 FPGA board.


Table of Contents:

Introduction to the CARDIAC		2
Diagram of the CARDIAC	2	
Example Summation Program	2	
Operation Codes (op-codes) Chart	3	
The Basys2 FPGA Board		4
Basys2 Board Diagram	4	
Input / Output of Basys2	4	
Implementing the CARDIAC on the Basys2 Board		5
Modes of Execution	5	
Display Selection Options	6	
Running a Program		9
Loading a Program	9	
Running a Program and Viewing Results	10	
Running a Program using Input and Output		11
Example Summation Program using Input and Output	11	
Loading a Program	11	
Running a Program and Viewing Results	12	
Appendix		13
Sample Programs	13	
How to Read Rinary	15	

Introduction to the CARDIAC

The CARDIAC computer was a "toy" computer that was created by Bell Telephone Laboratories in 1968 to aid students in learning how a computer operated. CARDIAC is an acronym derived from the following: **CARD**board Illustrative Aid to Computing. As the name implies, the CARDIAC was a learning aid not meant to be used for calculations or computations.

There are four components to the CARDIAC. The first is the memory which can store up to 100 signed three digit numbers ranging from -999 to +999. The memory holds both data and instructions which are stored as numbers. Next, is the Instruction Register which holds the current instruction being executed. Since a program is a sequence of instructions, the Program Counter is a register that hold the memory location of the next instruction (the user keeps track of the next instruction). The last of the four components, the Accumulator, is a register that holds the results of calculations for later use. Below is a picture of the CARDIAC and its components:



To use the CARDIAC, a user must first enter a program into memory before executing the program. By convention, the first instruction of the program is placed at location "00" followed sequentially by the remaining instructions. A sample program to add two numbers is listed below:

Memory Location	Instruction	Notes:
00	104	Load contents of 04 (A) into the Accumulator
01	205	Add the contents of 05 (B) to the contents of the Accumulator
02	606	Store the contents of the Accumulator to 06 (Sum)
03	900	Halt the program and set the Program Counter to 00
04	002	A
05	003	${f B}$, which is the constant of the state of the state of the constant of the state of the
06	000	Sum

As seen in the above program, each instruction has two parts. The first digit is the Operation Code¹ (or op-code for short) which tells the CARDIAC what to do. The two digits of the instruction is a memory address; most instructions need to access the data stored in memory. Below is the list of ten different op-codes and what each of them does:


Op-Code	Description
0	Input: Load the address with input from the Basys2 board
1	Load: Load the Accumulator with the contents of the given memory location
2	Add: Add the contents of the given memory location with the Accumulator
3	Jump on Minus: Load the Program Counter with the address if the Accumulator is negative
4	Shift: Shift the Accumulator in the following manner
	400 = Does not shift the Accumulator
	410 = Shifts the Accumulator left one digit
	401 = Shifts the Accumulator right one digit
	411 = Shifts the Accumulator left one digit, then right one digit resulting in no shift
	4XY (where X and Y are neither 1 nor 0) = Not supported. Results are unpredictable
.5	Output: Displays the contents of the given memory location
6	Store: Saves the contents of the Accumulator at the given memory location
7	Subtract: Subtracts the contents of the given memory location from the contents of the
	Accumulator
8	Jump: Loads the Program Counter with the given memory address
9	Halt: Halts the program and jumps to the given memory address

The first instruction of the simple addition program given above is "104". This is composed of "1", the op-code, and "04", the memory address. The op-code "1" in the instruction tells the CARDIAC to load the contents of memory at location "04" (A, or "002" in the case of the sample program) into the Accumulator. After the first instruction is executed, the next instruction in memory gets executed. In this case, the next instruction is "205". This instruction will add (op-code "2") the contents of memory at location "05" (B, or "003") to the contents of the Accumulator which is currently set to "002" from the previous instruction. After the addition, the Accumulator will contain "005" which is the result of "002 + 003". The program will continue in this manner executing each instruction sequentially until it reaches the halt command (op-code "9") where the calculations will stop and be reset to given memory location.

¹ For more detailed information on the op-codes and their functions, see the technical manual

The Basys2 FGPA Board

The Basys2 board is an FPGA (field programmable gate array) board that can be used to simulate the functions and implements the CARDIAC. The picture below displays the parts of the board that are being utilized for the CARDIAC:



The use of the board is not as straight forward as using a pencil and eraser to put data into memory or even slide cards to do the operations (as was the case for the CARDIAC). The Basys2 board uses switches, LEDs, buttons, and a four digit display for input, output, and operation of the implemented version of the CARDIAC. The numbering scheme used for the switches, buttons, LEDs, and display start at the far right with 0, and going up by one towards the left. This is the numbering scheme (referred to as zero-based indexing) which will be used throughout the rest of the manual and is as follows:

NOTE: The numbering of components is from right to left on the Basys2 board.

- ❖ Switches (sw): 7, 6, 5, 4, 3, 2, 1, 0
 - Ex: The second switch from the right will be referred to as sw(1)
- **LEDs** (ld): 7, 6, 5, 4, 3, 2, 1, 0
 - Ex: The second LED from the left will be referred to as ld(6)
- **!** Buttons (btn): 3, 2, 1, 0
 - Ex: The button to the farthest right will be referred to as btn(0)
- ❖ Four Digit Display (dsp): 3, 2, 1, 0
 - Ex: The leftmost digit of the display will be referred to as dsp(3)

Implementing the CARDIAC on the Basys2 Board

The most *challenging* aspect of implementing the CARDIAC on the Basys2 board was working with the limited I/O. In order to circumvent the issue, different modes were added to allow for expanded functionality of the switches, buttons, LEDs, and the small display that is on the board. There are four modes that are used to operate the CARDIAC to its fullest: Mode 0, Mode 1, Mode 2, and Mode 3. The first two switches from the left, sw(7) and sw(6), are used to select the active mode. This information is summarized below:

(NOTE: when a switch is in the off position, it means the switch is facing downwards, away from the LEDs. The switch is on or active when it is flipped up towards the LEDs)

- Mode 0: Clears the Control Unit
 - Active when both sw(7) and sw(6) are off
- ❖ Mode 1: Sets the address of the memory
 - Active when sw(7) is off and sw(6) is on
- ❖ Mode 2: Sets the contents of the memory
 - Active when sw(7) is on and sw(6) is off
- ❖ Mode 3: Execution mode where the program is ran
 - Active when both sw(7) and sw(6) are on

•	lear/Reset	
MAN KURWA AN	btn(0)	Clears the Instruction Register, Program Counter, and Accumulator
0	-btn(1)	Not used in this mode
Mode 0	btn(2)	Clears the control unit
Ž	btn(3)	Not used in this mode
	switches	Not used in this mode
	Memory Ado	lress
	btn(0)	Sets the lower digit of the address
y(btn(1)	Sets the upper digit of the address
نه	btn(2)	Not used in this mode
Mode	btn(3)	Not used in this mode
2	switches	sw(3-0) are used as the digit to be entered
		NOTE: all digits entered are in binary
M	emory Cont	ents
	btn(0)	Sets the lower digit of memory
	btn(1).	Sets the middle digit of memory
	btn(2)	Sets the upper digit of memory as well as the sign of the number (+ or -)
7	btn(3)	Advances the memory to the next address
	switches	sw(3-0) are used for the digit to be assigned to memory. $sw(4)$ is used when
Mode		btn(2) is pressed to set the sign of the number along with the upper digit.
\geq		NOTE: all digits entered are in binary
		•

	Execution	
	btn(0)	Used for the input to set the lower digit of input
(1)	btn(1)-	Used for the input to set the middle digit of input
đe	btn(2)	Used for the input to set the upper digit of input
Ao.	btn(3)	Resumes execution
~	switches	sw(5) is used to run the program instead of stepping through it. $sw(1-0)$ are
		used to change what is displayed on the Four Digit Display

As mentioned in the table for Mode 3, the display changes the Four Digit Display depending on sw(1-0). When both sw(1) and sw(0) are off, dsp(3-2) shows the content of the Instruction Register and dsp(1-0) shows the contents of the Program Counter. When sw(1) is off but sw(0) is on, dsp(3-2) shows a debug mode and dsp(1-0) shows the contents of the Program Counter. The debug mode is used for only for technical purposes. When sw(1) is on and sw(0) is off, the display shows the contents of the Accumulator. Finally, when both sw(1) and sw(0) are on, the display shows the content of memory at the current location. A concise chart of the display options is shown below:

	What is I	Displayed -		Switch:	settings
Dsp(3)	Dsp(2)	Dsp(1)	$\mathbf{Dsp}(0)$	Sw(1)	Sw(0)
Instructio	n Register	Program	Counter	Off	Off
Debug l	Display ²	Program	Counter	Off	On
C	ontents of the	Accumulato	r	On	Off
Cı	irrent Conten	ts of Memory	y ³	On	On

Mode 0 (Clear/Reset) uses two buttons: btn(0) to clear the three registers (Accumulator, Instruction Register, and Program Counter) and btn(2) to reset/initialize the control unit (the hardare device that synchronizes program execution).

Mode 1 (Memory Address) is used to set the address needed to access memory. Recall that to access a memory location (either to read from or write to memory), you must first provide an address. Since memory address are two digits long and given the limited I/O of the Basys2 board, address must be entered one digit at a time. To set the value of the lower (least significant) digit, set sw(3-0) to the binary⁴ representation of the desired number and press btn(0). The binary value should then appear on the lower four LEDs, ld(3-0). To set the value of the upper (most significant) digit, set sw(3-0) to the binary representation of the digit and press btn(1). The value should appear on the upper four LEDs, ld(7-4).

For example, to set the address to "40", set the sw(3-0) to the binary representation of four (off, on, off, off in terms of switches, or 0100), and press btn(1). The LEDs on the board should then change to represent "4" on ld(7-4) and zero on ld(3-0). To set the lower digit, for example the "2" in "82", follow the same directions as setting the upper digit except hit btn(0) instead of btn(1). The LEDs of ld(3-0) should then change and represent the newest number.

² Exact display is delineated in the Technical Manual

³ See Technical Manual for specific details on the output

⁴ See page 15 for a brief "How To" on binary

Mode 2 (Memory Contents) is used to set the contents of memory at the current address (set using Mode 1). To set the contents of memory at the current address, a method similar to Mode 1 is used. Since each memory address can hold a signed three digit number, the digits must be entered sequentially using sw(3-0) for the value of each digit and btn(0) - btn(2) to insert the respective digits. To enter the least significant digit, set sw(3-0) to the desired digit (in binary) and press btn(0). To enter the next digit, set sw(3-0) to the binary value of the second digit and press btn(1). Repeat the same process for the most significant digit, using sw(4) to set the sign, and btn(2) to store to memory.

For example, to set a memory location to "948", set sw(3-0) to "8" and press btn(0). Next, set sw(3-0) to "4" and press btn(1). Finally, set sw(3-0) to "9" and press btn(2). To enter the negative number "-948", the same steps will be taken, but when setting the upper digit, set sw(4) to On as well as sw(3-0) for the digit and press btn(2). This will set both the upper digit and the sign bit of the three digit number. After the data has been set, it will remain set in memory unless the user changes the memory at that location, or an instruction is executed to change the specific location of memory.

Button 3, btn(3), is not used to enter in a number, but rather it is used to increment to the next memory location. Say for example the memory location "00" is to be set to "104" and the memory location "01" is to be set to "205". First, set 00 to "104" using the above method, then press btn(3) which will increment the memory address to 01 where "205" can be loaded.

Mode 3 (Execute) is for program execution. In Mode 3, all the buttons are used as well as all the switches. All programs should start at "00" (use Mode 0 to clear the Program Counter to "0"). The execution of one instruction is accomplished in three phases (or cycles): Fetch, Increment, and Execute. During the Fetch cycle, the next instruction, whose address is in the Program Counter, is fetched from memory and loaded into the Instruction Register. During the Increment cycle, the contents of the Program Counter is incremented to point to the address of the next instruction (to be used at the next Fetch Cycle). For example, "00" increments to "01", and continues each Increment cycle until "99" where it increments to "00". During the Execute cycle, the contents of the Instruction Register is decoded and carried out by the hardware of the Basys2 board. This is the most complicated of the three cycles and may require a memory access to read the contents of memory (a Load instruction) or write to memory (a Store instruction).

The control unit then cycles back to the fetch state unless the op-code is "9", halt, where the control unit does not progress forward and no operations are executed. The halt cycle is effectively a waiting loop that con only be reset to the initial fetch cycle if the control unit is reset by going to Mode 0 and pressing btn(2).

To execute a program, two options are available. The first option is to **step** through each individual cycle and instruction. This is done by pressing btn(3) while in Mode 3. This use of stepping between cycles and instructions is to allow for examining the display at every cycle to see what is being done by the computer. The second option is to **run** the program, allowing the computer to execute each instruction automatically. This automates the execution of the program removing the need for the user to change states manually.

There are two special extended cycles in Mode 3 to handle input/output. These two immediately follow the execute cycle if the op-code is "0" for input or "5" for output. (Note: these special cycles are needed to synchronize the slower human reaction-time needed for input

⁵ See Technical Manual to see the decode chart for op-codes.

and output with the much faster rate that a computer executes a program). For input (op-code "0"), the program waits for the human to enter a three digit number using a manner similar to that used in Mode 2 (Memory Contents) to enter a value into memory. Pressing btn(3) will resume the execution of the program. For output (op-code "5"), the program pauses and displays the contents of the specified memory address on the display. Pressing btn(3) will also resume the execution of the program in this special cycle as well.

Running a Program

Understanding the modes may be the hardest part of using the CARDIAC on the Basys2 board. Once there is a firm grasp on each mode and its functions, the next step is to input a program into memory and then execute it. Below is a step by step process of how to enter and run the sample program of adding two numbers together.

Steps:

- 1) Clear the Control Unit and the Registers
 - i. Go to Mode 0 (sw(7) = Off, sw(6) = Off), and press btn(0) and btn(2) to clear the registers and the control unit to insure the program starts at the first memory location, as well as initializes the control unit to the fetch state.
- 2) Enter Program into Memory
 - i. Go to the first memory location.
 - 1. Use Mode 1 (sw(7) = Off, sw(6) = On) to set the address to 00.
 - ii. Enter in the first instruction into memory.
 - 1. This is done by using Mode 2 (sw(7) = On, sw(6) = Off) and setting the switches to the binary representation of the digit you wish to enter, then press the corresponding button to load it into memory. Repeat this process for each digit until memory location "00" has "104" displayed on the 4-Digit display.
 - iii. Press btn(3) to advance to the next memory location
 - 1. Press btn(3) to increment the memory location by one to "01". From "01", the memory location will progress to "02", then "03", then "04", all the way up to 99, where it will wrap around to "00" if btn(3) is pressed again.
 - iv. Repeat Step 2 and Step 3.
 - 1. Input each instruction into its respective memory address then progress to the next memory location. Repeat this process until the final instruction is saved into memory. In the example case, this would be when memory location "05" contains "003" (since "06" is "000" by default and will be stored to later, it does not need to be set to "000".)
- 3) Execute the Program
 - i. First set the mode to Mode 3 (sw(7) = On, sw(6) = On).
 - ii. Next, set the display to show the desired output (the easiest to read is when he display is set to show the Accumulator. This will show how the numbers are loaded and added together and is done by setting sw(1) to On and sw(0) to Off).
 - iii. Run or step through the program.
 - 1. To step through the program, press btn(3) continuously to progress from one state to the next.
 - 2. To run the program, set sw(5) to On and let the program run on its own until it halts.

4) View Results

- i. First make sure the program has finished running. To tell if the program is done, switch the display to view the contents of memory (sw(7) and sw(6) are turned on). If the display shows the first instruction at location 00, then the program has finished running (in the case of the addition program, the display should show "104"). Then turn off the run switch (sw(5)) to insure the program doesn't run continue to run
- ii. To view the results, go to the location that the sum of A and B was stored (memory location 06). To do this, go to Mode 1 (sw(7) = Off, sw(6) = On) and follow the steps to set the address to "06" (six in binary for the switches would be off, on, on, off, in regards to sw(3 0) respectively).
- iii. Once the address has been set to "06", the memory location should no longer show "0", but should instead show "5", the result of adding "002" and "003".

5) Clear the Control Unit and the Registers

i. Go to Mode 0 (sw(7) = Off, sw(6) = Off) and clear both the control unit and the registers. This is done to allow for another program to be executed and prevents unexpected results when entering in a new program.

6) Celebrate!

i. Congratulations! Now that the first program has been successfully ran, there are many more programs that can be executed to get different results such as multiplication, division, shifting numbers, a countdown loop; the sky is the limit!

Running a Program Using Input and Output

Running a program that utilizes the input and output instructions are not much different than running any other program. The only difference is how the control unit progresses from state to state as well as how the user interacts with the program. When an input command is encountered, even during run mode, the control unit goes into a special input state. The control unit will remain in this state until the user presses btn(3) showing the computer that the data has been input and the user is ready to continue with calculations. However, this can become tricky while stepping through the program and not using the run mode. When the display switches to showing just "0" the user has entered the input mode. The number should be entered before pressing btn(3) and progressing to the next instruction in the program. It may be hard to tell, but knowing what instruction to expect will make it easier to know when an input mode has been reached.

Output is similar to input except the user does not enter any data into memory. Instead, the output instruction exists solely to allow the user to see a given location in memory that may be a result of some calculation. This can be especially helpful when writing a program to see if the calculations are progressing correctly, or if there is a bug somewhere. Much like input mode, the control unit will stop at this state and waits for the user to press btn(3) to advance to the next state.

Below is an example input/output addition program step by step instructions on how it is run.

Memory Location	Instruction	Notes:
00	007	Input data into 07 (A)
01	008	Input data into 08 (B)
02	107	Load Contents of 07 (A) into the Accumulator
03	208	Add the contents of 08 (B) to the contents of the Accumulator
04	609	Store the contents of the Accumulator to 09 (Sum)
05	509	View the contents of 09 (Sum)
06	900	Halt the program and set the Program Counter to 00
07	000	${f A}$. The first are substituted and distribution of ${f A}$
08	000	В
09	000	Sum

Steps:

- 1) Clear control unit and the registers
- 2) Enter Program into Memory
 - i. Go to the first memory location.
 - ii. Enter in the first instruction into memory.
 - iii. Press btn(3) to advance to the next memory location
 - iv. Repeat Step 2 and Step 3, entering in each instruction of the program into memory.

NOTE: Up to this point, the directions have been nearly the same as if using the addition program. The main differences come in the next step, Execute the Program, where there will be more in depth instructions for input and output.

3) Execute the Program

- i. Set the mode to Mode 3 (sw(7) = On, sw(6) = On).
- ii. Set the display to show the desired output.
- iii. Run or step through the program
 - i. While running or stepping through the program, the program will halt at each input/output instruction that is encounter and will wait for the user to advance to the next state.
 - ii. For an input instruction:
 - 1. Insert the desired instruction/ data using sw(4 0) as if entering an instruction into memory normally.
 - 2. Once input has been entered, switch the display switches to the correct setting to show the desired output on the display.
 - 3. Press btn(3) to advance to the next state and continue on with the execution of the program
 - iii. For an output instruction:
 - 1. View the display and see the contents of memory at the address in the instruction.
 - 2. Once the display has been viewed, press btn(3) to advance to the next state and continue on with the execution of the program.

NOTE: From this point on, viewing results of a program and clearing the device are the same as other programs.

4) View Results

- i. Make sure the program has finished running.
- ii. View results of the program at the given memory locations within the program. In the case of the example program for input and output, go to locations "07 09" to view the input data, and the resulting sum.
- 5) Clear the Control Unit and the Registers

Appendix

Sample Programs:

Below are some examples of sample programs that can be loaded and ran using the CARDIAC implemented on the Basys2 board. The programs are as follows and can be manipulated or combined together to make more advanced or powerful programs: multiplication, division, shifting a digit, and countdown summation program.

Multiplication Program:

Mumpheanon 1 10	gram.	
Memory Location	Instruction	Notes:
00	112	Load 13 (Product) into the Accumulator
01	213	Add [3 (A) to the Accumulator
02	612	Store contents of Accumulator to 12 (Product)
03	114	Load 14 (B) into the Accumulator
04	715	Subtract 15 (One) from the Accumulator
05	614	Store contents of Accumulator to 14 (B)
06	308	Jump to 08 if Accumulator is negative
07	800	Repeat addition loop (Jump to 00)
08	112	Load 13 (Product) into the Accumulator
09	713	Subtract 13 (A) from Accumulator (Correct for over multiplying)
10	612	Store Product at 13
11	900	Halt
12	000	Product
13	004	A
14	003	B
15	001	One

Division Program:

Division i rogram	•	
Memory Location	Instruction	Notes:
00	114	Load 14 (Quotient) into the Accumulator
01	217	Add 17 (One) to the Accumulator
02	614	Store contents of Accumulator to 14 (Quotient)
03	115	Load 15 (Dividend) into the Accumulator
04	716	Subtract 16 (Divisor) from the Accumulator
05	615	Store contents of Accumulator to 15 (Dividend)
06	308	Jump to 08 if Accumulator is negative
07	800	Repeat subtraction loop (Jump to 00)
08	216	Add 16 (Divisor) to the Accumulator to make it positive
09	615	Store contents of Accumulator to 15 (Dividend)
10	114	Load 14 (Quotient) into the Accumulator
11	717	Subtract 17 (One) from the Accumulator (Correct the quotient)
12	614	Store contents of Accumulator to 14 (Quotient)
13	900	Halt
14	000	Quotient
15	035	Dividend (Remainder of division after program finishes)
16	006	Divisor
17	001	One

Shifting Program (Shift Left):

Memory Location	Instruction	Notes: April 1985
00	104	Load contents of 04 (Un-Shifted) into the Accumulator
01	410	Shift the contents of the Accumulator left one digit
02	605	Store the contents of the Accumulator to 05 (Shifted)
03	900	Halt the program and set the Program Counter to 00
04	123	Un-Shifted
05	000	Shifted

Shifting Program (Shift Right):

Memory Location	Instruction	Notes:
00	104	Load contents of 04 (Un-Shifted) into the Accumulator
01	401	Shift the contents of the Accumulator right one digit
02	605	Store the contents of the Accumulator to 05 (Shifted)
03	900	Halt the program and set the Program Counter to 00
04 :	123	Un-Shifted
05	000	Shifted

Countdown Summation Loop (adds N + (N-1) + (N-2) + ... + 0):

Countagna Suma	TAHOH LOOP (adds 11 (11 - 1) (11 - 2) · 0).
Memory Location	Instruction	Notes:
00	109	Load contents of 09 (Sum) into the Accumulator
01	210	Add 10 (1) to the Accumulator
02	609	Store the contents of the Accumulator to 09 (Sum)
03	110	Load contents of 10 (1) into the Accumulator
04	711	Subtract 11 (One) from the Accumulator
05	610	Store the contents of the Accumulator to 10 (I)
06	308	Jump to 08 if Accumulator is negative
07	800	Repeat the Countdown Loop
08	900	Halt the program and set the Program Counter to 00
09	000	Sum
10	005	I
11	001	One

More complicated programs can be used that combine some or all of the op-codes into a single program to perform complex operations. Below is an example of such a program that takes input from the switches on the Basys2 board, calculates the square of the given number that was input, displays the result of the squaring process on the display, then terminates. The special quality of this program is that it not only utilizes all but one of the op-codes, but can be run over and over again without ever having to change memory. The data that is given as input will overwrite any previous data stored in the same location in memory allowing for continuous runs of the program using only Mode 3 to execute, and Mode 0 to clear the control.

Number Squaring Program (Squares a number given as input):

Tiumber oquaring	0 Br ttanz (0)	Juni 03 tr Marino 21 gar var no Amparoy.
Memory Location	Instruction	Notes:
00	016	Receives Input from external device
01	116	Load contents of 16 (Number) into the Accumulator
02	216	Add 16 (Number) to the Accumulator
03	717.	Subtract 17 (One) from the Accumulator
04	616	Store the contents of the Accumulator to 16 (Number)
05	615	Store the contents of the Accumulator to 15 (Square)
06	718	Subtract 18 (Two) from the Accumulator
07	313	Jump to 13 if the Accumulator is negative
08	616	Store the contents of the Accumulator to 16 (Number)
09	215	Add 15 (Square) to the Accumulator
10	615	Store the contents of the Accumulator to 15 (Square)
11	116	Load contents of 15 (Number) into the Accumulator
12	806	Repeat the Squaring Loop
13	515	Output contents of 15 (Square) to the display
14	900	Halt the program and set the Program Counter to 00
15	000	Square
16	000	Number
17	001	One
18	002	Two

How to Read Binary Numbers:

Binary is used in Computer Science as a way to represent numbers in the Base 2 format. What that means, it that each digit has only two options, a 0 or a 1. Think about the normal counting system. It is called Base 10. That means there are 10 possible options for each digit in a number: 0, 1, 2, 3, 4, 5, 6, 7, 8, or 9. To represent the number 1, for example, the first digit of the number is simply 1. Done! If the number 14 was desired, however, then simply put 1 for the first digit, followed by a 4. How is this possible? Well, take the number 14 again. The farthest digit to the right is the ones place, and the next digit to the left is the tens place. How this terminology came to be is from simple multiplication, addition, and exponents. The farthest digit to the right in Base 10 is 10^{0} , or 1. The next digit is 10^{1} , or 10, then 10^{2} , or 100, and so on and so forth. We then take each digit, multiply it by the power of 10 that it is associated with and add each multiplication step together:

$$14: 1(10^{1}) + 4(10^{0}) = 1(10) + 4(1) = 10 + 4 = 14$$
$$143: 1(10^{2}) + 4(10^{1}) + 3(10^{0}) = 1(100) + 4(10) + 3(1) = 100 + 40 + 3 = 143$$

The same system to calculate a number in Base 10, is used to calculate a number in Base 2, binary. One main difference between Base 10 and binary is the base that will be multiplied to each digit. Base 10 had 10 raised to the N power (10^N) where N is the digit starting at 0. Binary uses its base of 2 raised to the N power (2^N) starting at 0. This means that the bases for binary as are follows:

Knowing how the bases work and the values associated with them (by calculating the value of the base to the N power), any binary string can then be converted into a more familiar format of Base 10. Below are examples of each binary string from 0-9 and how they are calculated to be displayed in Base 10.

```
0:0000 = 0(2^3) + 0(2^2) + 0(2^1) + 0(2^0) = 0(8) + 0(4) + 0(2) + 0(1) = 0 + 0 + 0 + 0 = 0
1:0001 = 0(2^3) + 0(2^2) + 0(2^1) + 1(2^0) = 0(8) + 0(4) + 0(2) + 1(1) = 0 + 0 + 0 + 0 + 1 = 1
2:0010 = 0(2^3) + 0(2^2) + 1(2^1) + 0(2^0) = 0(8) + 0(4) + 1(2) + 0(1) = 0 + 0 + 2 + 0 = 2
3:0011 = 0(2^3) + 0(2^2) + 1(2^1) + 1(2^0) = 0(8) + 0(4) + 1(2) + 1(1) = 0 + 0 + 2 + 1 = 3
4:0100 = 0(2^3) + 1(2^2) + 0(2^1) + 0(2^0) = 0(8) + 1(4) + 0(2) + 0(1) = 0 + 4 + 0 + 0 = 4
5:0101 = 0(2^3) + 1(2^2) + 0(2^1) + 1(2^0) = 0(8) + 1(4) + 0(2) + 1(1) = 0 + 4 + 0 + 1 = 5
6:0110 = 0(2^3) + 1(2^2) + 1(2^1) + 0(2^0) = 0(8) + 1(4) + 1(2) + 0(1) = 0 + 4 + 2 + 0 = 6
7:0111 = 0(2^3) + 1(2^2) + 1(2^1) + 1(2^0) = 0(8) + 1(4) + 1(2) + 1(1) = 0 + 4 + 2 + 1 = 7
8:1000 = 1(2^3) + 0(2^2) + 0(2^1) + 0(2^0) = 1(8) + 0(4) + 0(2) + 0(1) = 8 + 0 + 0 + 0 = 8
9:1001 = 1(2^3) + 0(2^2) + 0(2^1) + 1(2^0) = 1(8) + 0(4) + 0(2) + 1(1) = 8 + 0 + 0 + 1 = 9
```

Binary is as simple as that! Start with a binary string at the left, apply the powers of 2 starting with 2⁰ to each digit, multiply each digit by the power of 2, and then add it all together to get a string in Base 10.

			:
)
			÷
)

CARDIAC: Basys2 Edition

Technical Manual

Eric W. Mann 5/10/2014

Understand the underlying architecture of the CARDIAC that was implemented on the Basys2 board ranging from the code used (in VHDL) to the diagrams that describe the organization of each individual components utilized. Also, see the technical decisions that went into to creating a successful implementation of the CARDIAC.

Table of Contents:

CARDIAC (Overview of Design)		2		
Top Diagram	3			
Diagram	4			
Memory		5		
Diagram	6			
Datapath				
Operation Codes (op-codes)	8			
Decoding the Operation Codes (op-codes)	10			
Diagram	12			
Control Unit		13		
Diagram	13			
Input / Output				
Source Code				

CARDIAC (Overview of Design)


The CARDIAC was implemented on the Basys2 FPGA board. The process was not without many complications along the way including the interface, the clock speed, as well as simply connecting components together.

This manual will demonstrate each of the CARDIAC's components and the programming behind each. A diagram will be provided to show how everything interfaces. At the end of the manual will be a glossary of all the source code utilized in the project. A brief description including the challanges faced, the design desicions made, and a general overview of operations will preface each component to give a concise understanding of what each component does, and why it was done the way it was.


Below is the top diagram for the CARDIAC with how it interfaces with the Basys2 board as well as the CARDIAC diagram of how each component in it is connected in a general manner. Each subsequent section will dive deeper into the implementation.

Enjoy!

Top Diagram



Diagram



Memory


The memory is the first component of the CARDIAC implemented. It was completed first because of the simplicity to it, as well as to make certain a program could be stored and implemented later on. This allowed for data to be put into memory and tested throughout the entire process. When implementing the memory, there needed to be an interface with the board to actually input data into memory. The early stages of the interface were born and became a prototype to what would eventually become the final product.

The memory itself consists of a few internal components: four stacks for memory (one for each digit of a three digit number, and a final stack to store the sign), a memory address register, and clock pulses (which are used to synchronize button presses on the Basys2 board with the internal clock). The four memory stacks are arrays of arrays in the simplest sense. Each stack for the digit is an array of size 128, that can store 4 digit binary number, or a one digit BCD number. There are 128 slots to allow for easier compilation (using a power of 2). The stacks are limited with internal programming to only allow for slots 0-99 to be utilized, however, to simulate the memory of the CARDIAC. The memory address register holds the current memory address and outputs it to the memory stacks. This is used during the input state or the input modes (Modes 1 and 2) to insure the memory stays fixed to one location, advancing only when the user wants it to. The final items utilized are the clock pulses. These small structures simply insure the when a button is pressed on the Basys2 board, the pulse that results from it is clean (does not bounce at the beginning) and results in a single press. Without these clock pulses implemented, pressing the load buttons would continually load data into memory instead of loading data once. Also, the increment button for the memory address register would not be one solid clean increment to the next memory address, but rather, it would continually increment until the button was released.

These two issues were the first challenges faced when writing the memory. The second challenge came when connecting the memory circuit to the datapath and similarly the control unit. The datapath outputs an address to memory which is used during the operation of the CARDIAC. The challenge was to take another address as input, but correctly choose the address to utilize (the address from the datapath, or the address from the memory address register). This was solved by using a 2-1 mux to select the correct address depending on whether or not the computer is set to state Mode 1 or 2. Now, the only time the address from the datapath is used is during Mode 0 and Mode 3 where execution occurs. Interfacing with the control unit was not as difficult as predicted. The challenge was to allow data to be loaded into data while in Mode 3 but only if the control unit is in an input state. The solution was to or the memory load pins with a inp_mode signal that was output from the control unit. This allowed for data to still be written to memory while in Mode 3 with the correct address coming from the datapath.

At this point, the Memory circuit is complete for operation but can still use modifications. Firstly, there needs to be a "clear" operation that allows for the memory address register and the contents of memory be cleared so a new program to be input. The difficulty with this comes from the device. The many methods to implement clear that I have tried have yielded results that utilize more resources than the Basys2 board can allocate. In the end, this was cut from the design but can be implemented at a later point in time.

Diagram



Datapath

The datapath is the component where all calculations are gated and performed. It involved the most difficult aspects of implementing the CARDIAC, but, rightfully so, it is the most important (arguably). In order to have the correct operations performed, an interface inside the datapath had to be created in order to have the correct data be gated to the correct component to perform the correct operation. It was as confusing as it sounds. The internal interface was accomplished using a decode circuit to convert an operation code and memory address in an instruction into workable signals.

Each component in the CARDIAC has specialized units to perform given operations, but there are some units (such as clock pulse) are used in some, or all of the main components of the CARDIAC. Among the components used for the datapath are the following: addition, subtraction, shifting, the Accumulator, the Instruction Register, the Program Counter, a decode circuit, and finally clock pulses. The addition circuit simply adds the content of the Accumulator to the contents of memory at the location of memory in the Instruction Register (which holds the current instruction). The current memory location will be referred to as the effective address (EA). Subtraction is much like addition, only subtracts the contents of the EA from the Accumulator. Shifting will shift the contents of the Accumulator to the right one, or to the left one depending on the EA (shifting is explained further below). The Program Counter holds the location of the next location of memory, while the Accumulator is simply storage for operations (almost as a running tally). The clock pulses used in this component are pulses that synchronize a load pin as well as the clock so the registers (instruction, program, and accumulator registers) only load once and cleanly.

The main difficulties encountered were with the clock, registers, and load pins. The complicated structure that makes up the load pin for the Program Counter was constructed to account for jumping, incrementing, and halting (jump on halt). Until the correct load pin was constructed, the program counter only incremented but did nothing else. Also, the specialized clock pulse 2 was used not used here because it was causing a delay in the load of the Program Counter. It would attempt to load after the load was asserted and as such, nothing would be put into it. Another challenge was to have the instruction be decoded in a manner that the data from memory would be gated to the correct location. The decode circuit (delineated below as well as each operation code in detail) kept changing until the final result was constructed. Once the challenges were rectified, the datapath functioned perfectly.

Operation Codes (op-codes)

Operation Codes (op-codes for short) are the commands in each instruction that are decoded to instruct the CARDIAC which when to load or store memory, if special states in the control unit need to be entered, what arithmetic to do, etc. The instructions are decoded by the decode (decode_final) circuit implemented in the datapath (datapath_final). Below are the detailed representations of the functions for each op-code:

Op codes:

$0 \rightarrow Input$

Load data from external switches and store into memory. This op-code also puts the control unit into a special state that halts execution temporarily allowing the user to enter data into memory.

$1 \rightarrow \text{Clear} \text{ and Add (Load): } ACC \leftarrow 0, ACC \leftarrow ACC + M[IR]$

Clears the Accumulator then adds the content from memory to the Accumulator. As it is implemented, the Basys2 implementation simply loads the data into memory instead of clearing and adding. This is done to allow for less calculations as well as allowing for more efficient implantation of a four to one mux utilized in the design.

$2 \rightarrow Add: ACC \leftarrow ACC + M[IR]$

Adds the content of memory at the address in the instruction to the Accumulator

3 \rightarrow Jump on Minus: If ACC > 0, PC \leftarrow IR

Jumps to the location of memory in the instruction if the Accumulator is negative

$4 \rightarrow Shift$

Shifts the Accumulator one digit to the left or right. The CARDIAC allows for the shifting X to the left and then Y to the right. Due to difficulty in implanting multiple implementations, only a single shift is allowed. Putting an instruction other than "00", "01", or "10" will yield unpredicted results.

The following are the delineations for shifting using the rest of the instruction: "00" \rightarrow No shifting, "01" \rightarrow Shift right, "10" \rightarrow Shift left, "11" \rightarrow No shifting

5 → Output

Displays the content of memory at the given memory address in the instruction. This opcode also puts the control unit into a special state that halts execution temporarily for the data to be displayed.

$6 \rightarrow \text{Store: M[IR]} \leftarrow ACC$

Stores the content of the Accumulator to the specified memory address in the instruction. The Accumulator is not cleared after a store command.

- 7 → Subtract: ACC ← ACC M[IR]
 Subtracts the content of memory at the address in the instruction from the Accumulator.
- 8 → Jump: PC ← IR

 Unconditionally jumps to the location of memory in the instruction.
- 9 → Halt: PC ← IR The halt command stops execution of a program. Also, the halt command performs a jump to the location of memory in the instruction.

Decoding the Operation Codes (op-codes)

The previous section discussed the op-codes in larger detail on their functions as well as descriptions. Each op-code has its own function, but can only operate when it is decoded by the CARDIAC to perform specific operations and guide the flow of data from registers and memory to their correct destinations in order to perform the operations in the instruction. In order to do so, the decoded instruction results in a sequence of nine outputs that range from a select pin for a mux, to the load pin of the Accumulator. Below is the breakdown of how each instruction is decoded as well as the description for each output from the decode circuit does.

Note: 1s and 0s are commonly used to represent C	n and Off respectively.
--	-------------------------

		Outputs									
	,	outp	inp	jump	halt	neg	acc_load	mem_load	m1(1)	m1(0)	m0
	0	0	- 1	-0	0	0	0	0	0	0	0
	1	0	0	0	0	0	1	0	1	0	1
	2	0.0	0	-0	0	-0	1	0-1-0	0	1	1
es	3	0	0	0	0	1	0	0	0	0	0
code	4	0	- 0	0	0	0	secul Lie e	0	- 0	0	.0
1	5	1	0	0	0	0	0	0	0	0	0
0	6	.0	()	0	0	0	0	1.	0	0	1
	7	0	0	0	0	0	1	0	1	1	1
	8	- 0	0	1	0.	0	0	0	0	0	. 0
	9	0	0	0	1	0	0	0	0	0	0

outp: sends the control unit into a special output state which halts execution to allow for the user to see the current contents of memory at a given location.

inp: sends the control unit into a special input state which halts execution to allow for the user to load data into memory.

jump: allows for the Program Counter to be loaded in the Execute state to allow for an unconditional jump command to be executed.

halt: sends the control unit into the halt state which stops all execution as well as allows the Program Counter to be loaded with the given memory address to perform a jump command.

neg: used to check whether the sign of the Accumulator is 1, negative, or 0, positive. On negative, the Program Counter will be loaded with a given memory address to jump to.


acc load: allows for the Accumulator to be loaded.

mem_load: allows for memory to be written too during the Execution state.

m1: a two bit select for the Accumulator which chooses to either shift the Accumulator, perform an addition, perform a subtraction, or load the Accumulator. The mux select ranges from "00" to "11" in binary to perform the previous operations respectively.

m0: the single bit select to send either the contents of the Program Counter (on 0) or the Instruction Register (on 1) out to be the address in for memory, from the datapath.

Diagram:



Control Unit


The control unit is the engine behind the machine. It moves between different cycles (Fetch, Increment, Execute) until a halt pin from the decode circuit in the datapath is asserted, where the control unit halts and does nothing until the user restarts the machine. This component is highly important. Without this component, the computer could not run.

Each cycle in the control unit has specific functions. The Fetch cycle grabs data from memory and stores it in the Instruction Register. The Increment cycle moves the Program Counter up by one so the next instruction could be fetched. Finally, the Execute cycle is where all the calculations are performed. The control unit then cycles back to Fetch after Execute and repeats until the end of the program is reached. Special states are included for Input and Output to allow execution to halt, and allow for the user to either input data into memory or view a given location in memory.

There were very view challenges faced with the control unit. It was simple enough to transition between states. The control unit outputs pins for each state which are then utilized by the other main components to tell what functions need to be carried out. This is not the job of the control unit. So, simply enough, the control unit gives out the information needed, and it is up to the other components to utilize it correctly.

Below is the diagram for the control unit:

Diagram:



Input / Output

Input and Output were the last feature to be implemented for the CARDIAC. It was thought to be the most difficult (which is why it was put off until the end) but turned out be one of the simplest. In a general sense, the purpose of Input and Output is to allow for a user to input data into memory while a program is executing or to read a memory location while a program is executing. These are used to allow for greater usability within programs as well as to debug program by seeing the contents of memory locations to see if the correct result is being saved at any specific moment in a program. They are also used to alleviate the need to pause execution to change memory or view memory.

There is no overall diagram or specific code for Input and Output. These functions were implemented by making small changes to each of the main components of the CARDIAC. In the Memory, pins were added to allow for data to be input into memory outside of Mode 1 or 2 (specifically Mode 3: execution). The datapath was where most of the modifications came. The decode circuit had to be altered to allow for the Input and Output operations to be decoded. Also, the datapath had to output of some of the decoded results to the control unit to allow for specific states to be entered. The control unit then outputs different pins when the Input or Output cycle is reached. The new pins tell the datapath if a temporary jump to view memory is needed, as well as to tell the Memory circuit to load data into that given location in the instruction. Once these fixes were implemented, the Input and Output was finished.

Source Code

add_cardiac:

```
-- Adds the Accumulator and datapath --
-- add cardiac.vhd --
library IEEE;
use IEEE.std logic 1164.all;
entity add cardiac is
     port (
     acc in : in std logic vector(12 downto 0);
     data in : in std logic vector(12 downto 0);
     add out : out std logic vector(12 downto 0)
     );
end add cardiac;
architecture add cardiac of add cardiac is
component tens compliment13 is
     port (
     a : in std logic vector(12 downto 0);
     s : out std logic vector(12 downto 0)
     );
end component;
component bcd adder34 is
     port (
     a : in std logic vector(12 downto 0);
     b : in std logic vector(12 downto 0);
     s : out std logic vector(13 downto 0)
     );
end component;
signal a, b, acc comp, data comp, result comp:
std_logic_vector(12 downto \overline{0});
signal result: std logic vector(13 downto 0);
begin
     process (a, b, acc in, data in, acc comp, data comp)
     begin
          if (acc in(12) = '1') then
               a <= acc comp;
          else
               a <= acc in;
          end if;
          if (data in(12) = '1') then
```

```
b <= data comp;
                 b <= data_in;</pre>
           end if;
      end process;
      process (result, result comp)
      begin
           if (result(13 downto 12) = "00") then
                 add out <= result(12 downto 0);</pre>
           elsif (result(13 downto 12) = "01") then
                 add out <= result comp;</pre>
           elsif (result(13 downto 12) = "10") then
                 add out <= result(12 downto 0);</pre>
           else
                 add out <= result comp;</pre>
           end if;
      end process;
     T1: tens compliment13
     port map (
     a => acc in,
      s => acc_comp
     );
     T2: tens_compliment13
     port map (
     a => data in,
     s => data comp
     );
     T3: tens_compliment13
     port map (
     a => result(12 downto 0),
     s => result comp
     );
     B1: bcd adder34
     port map(
     a \Rightarrow a,
     b \Rightarrow b
     s => result
     );
end add cardiac;
```

bcd adder4:

```
-- 4 digit bcd addition --
-- bcd adder4.vhd --
library IEEE;
use IEEE.std logic 1164.all;
use IEEE.std logic unsigned.all;
entity bcd adder4 is
     port (
     a : in std logic vector(3 downto 0);
     b : in std logic vector(3 downto 0);
     c in : in std logic;
     c out : out std logic;
     s : out std logic vector(3 downto 0)
     );
end bcd adder4;
architecture bcd adder4 of bcd adder4 is
begin
     process(a, b, c in)
     variable temp: std_logic_vector(4 downto 0);
     begin
          temp := ('0' \& a) + ('0' \& b) + ('0' \& c in);
          if (temp > 9) then
               temp := temp + 6;
          end if;
          s \le temp(3 downto 0);
          c out \leq temp(4);
     end process;
end bcd adder4;
```

bcd_adder34:

```
-- Adds two signed 3 digit BCD numbers --
-- bcd adder34.vhd --
library IEEE;
use IEEE.std logic 1164.all;
use IEEE.std logic unsigned.all;
entity bcd adder34 is
     port (
     a : in std logic vector(12 downto 0);
     b: in std logic vector(12 downto 0);
     s : out std logic vector(13 downto 0)
     );
end bcd adder34;
architecture bcd adder34 of bcd adder34 is
component bcd adder4 is
     port (
     a : in std logic vector(3 downto 0);
     b : in std logic vector(3 downto 0);
     c in : in std logic;
     c out : out std logic;
     s : out std logic vector(3 downto 0)
     );
end component;
signal c0 out, c1 out, c2 out: std logic;
signal s0, s1, s2: std logic vector(3 downto 0);
signal carry, a sign, b sign, cf: std logic vector(1 downto 0);
begin
     a sign <= "0" & a(12);
     b sign \le "0" \& b(12);
     cf <= "0" & c2 out;
     carry <= a sign + b sign + cf;</pre>
     s <= carry & s2 & s1 & s0;
     B0: bcd adder4
     port map (
     a \Rightarrow a(3 \text{ downto } 0),
     b \Rightarrow b(3 \text{ downto } 0),
     c_in => '0',
     c out => c0 out,
     s => s0
     );
```

```
B1: bcd_adder4
       port map (
       a \Rightarrow a(7 \text{ downto } 4),
       b \Rightarrow b(7 \text{ downto } 4),
       c_in => c0_out,
       c\_out => c\_out,
       s \Rightarrow s1
       );
       B2: bcd_adder4
       port map (
       a \Rightarrow a(11 \text{ downto } 8),
       b \Rightarrow b(11 \text{ downto } 8),
       c_in => c1_out,
       c_{out} => c_{out}^{2}
       s \Rightarrow s2
       );
end bcd_adder34;
```

cardiac final:

```
-- VHDL implementation of the CARDIAC Computer for Basys2 FPGA
Board -
-- cardiac final.vhd --
library IEEE;
use IEEE.std logic 1164.all;
entity cardiac final is
     port (
     mode0 : in std logic;
     model: in std logic;
     mode2 : in std logic;
     mode3 : in std logic;
     load0 : in std logic;
     load1 : in std logic;
     load2 : in std logic;
     go: in std logic;
     step: in std logic;
     mem incr : in std logic;
     clk: in std logic;
     addr in : in std logic vector(7 downto 0);
     data_in : in std_logic_vector(12 downto 0);
     acc out : out std logic vector(12 downto 0);
     ir : out std logic vector(7 downto 0);
     pc : out std logic vector(7 downto 0);
     debug : out std logic vector (7 downto 0);
     output mode : out std logic;
     input mode : out std logic;
     addr out : out std logic vector(7 downto 0);
     data out : out std logic vector(12 downto 0)
     );
end cardiac final;
architecture cardiac final of cardiac final is
component memory final is
     port (
     load0 : in std logic;
     load1 : in std logic;
     load2 : in std logic;
     model: in std logic;
    mode2 : in std logic;
     inp mode : in std logic;
     clk: in std logic;
     clr: in std logic;
     incr : in std logic;
```

```
write mem : in std logic;
     data in : in std logic vector(12 downto 0);
     addr in : in std logic vector(7 downto 0);
     addr in datapath: in std logic vector(7 downto 0);
     addr out : out std logic vector(7 downto 0);
     data out : out std logic vector(12 downto 0)
     );
end component;
component datapath final is
     port (
     clk: in std logic;
     fetch: in std logic;
     increment : in std logic;
     execute : in std logic;
     clear : in std logic;
     mode3 : in std logic;
     output : in std logic;
     input: in std logic;
     data in : in std logic vector(12 downto 0);
     acc out : out std_logic_vector(12 downto 0);
     addr out : out std logic vector (7 downto 0);
     ir : out std logic vector(7 downto 0);
     pc : out std logic vector(7 downto 0);
     debug: out std logic vector(7 downto 0);
     inp out : out std logic;
     outp out : out std logic;
     mem load : out std logic;
     halt : out std logic
     );
end component;
component control final is
     port (
     clk: in std logic;
     clr: in std logic;
     stop: in std logic;
     qo : in std logic;
     step: in std logic;
     inp in : in std logic;
     outp in : in std logic;
     fetch : out std logic;
     incr : out std logic;
     exe : out std logic;
     inp out : out std logic;
     outp out : out std logic
     );
end component;
```

```
component mux2g is
     generic(N:integer :=4);
    a : in std logic vector(N-1 downto 0);
     b : in std logic vector(N-1 downto 0);
     s : in std logic;
     y : out std logic vector(N-1 downto 0)
     );
end component;
signal run, stop, fetch, increment, execute, write mem,
mem load: std logic;
     -- Signal pins
signal clear datapath, clear memory, clear_control: std_logic;
     -- Clear CARDIAC (Memory Clear does not work)
signal addr out datapath: std logic vector(7 downto 0);
          -- Address out form Datapath
signal data out mem, accum out, data mux out:
std logic vector(12 downto 0);
     -- Data input mux
signal inp, outp: std logic;
     -- IO state controls
signal data sel, load mem: std logic;
          -- data input pins
signal output state, input state: std logic;
     -- IO States from control unit
begin
     write_mem <= execute and mem load and mode3;</pre>
     acc out <= accum out;</pre>
     data out <= data out mem;
     clear datapath <= load0 and mode0;</pre>
     clear memory <= load1 and mode0;</pre>
     clear control <= load2 and mode0;</pre>
     run <= go and mode3;
     data sel <= mode2 or input state;
     load mem <= write mem;</pre>
     output mode <= output state;</pre>
     input mode <= input state;
     --state out <= fetch & increment & execute;
     MemoryCardiac: memory final
     port map (
     load0 => load0,
     load1 => load1,
     load2 => load2,
    mode1 => mode1,
    mode2 => mode2,
```

```
inp mode => input state,
clk => clk,
clr => clear memory,
incr => mem incr,
write mem => load mem,
data in => data mux out,
addr in => addr in,
addr in datapath => addr out datapath,
addr out => addr_out,
data out => data out mem
);
Datapath: datapath final
port map (
clk => clk,
fetch => fetch,
increment => increment,
execute => execute,
mode3 => mode3,
output => output state,
input => input state,
clear => clear datapath,
data in => data_out_mem,
acc out => accum out,
addr out => addr out datapath,
ir => ir,
pc \Rightarrow pc,
debug => debug,
inp out => inp,
outp out => outp,
mem load => mem_load,
halt => stop
);
Data Mux: mux2g
generic map (N=>13)
port map (
a => accum out,
b => data in,
s => data sel,
y => data mux out
);
CARDIAC Comp: control final
port map (
clk => clk,
clr => clear control,
```

```
stop => stop,
go => run,
step => step,
inp_in => inp,
outp_in => outp,
fetch => fetch,
incr => increment,
exe => execute,
inp_out => input_state,
outp_out => output_state
);
end cardiac_final;
```

cardiac final_top:

```
-- Top file for the CARDIAC Computer for the Basys2 FPGA Board -
-- cardiac final top.vhd --
library IEEE;
use IEEE.std logic 1164.all;
entity cardiac final top is
     port (
     sw : in std logic vector(7 downto 0);
     btn : in std logic vector(3 downto 0);
     mclk : in std logic;
     ld: out std logic vector(7 downto 0);
     a to q : out std logic vector(6 downto 0);
     an : out std logic vector(3 downto 0);
     dp : out std logic
     );
end cardiac final top;
architecture cardiac final top of cardiac final top is
component cardiac final is
     port (
     mode0 : in std logic;
     model: in std logic;
     mode2 : in std logic;
     mode3 : in std logic;
     load0 : in std logic;
     load1 : in std logic;
     load2 : in std logic;
     go: in std logic;
     step: in std logic;
     mem incr : in std logic;
     clk: in std logic;
     addr in : in std logic vector(7 downto 0);
     data in : in std logic vector(12 downto 0);
     acc out : out std logic vector(12 downto 0);
     ir : out std logic vector(7 downto 0);
     pc : out std logic vector(7 downto 0);
     debug: out std logic vector (7 downto 0);
     output mode : out std logic;
     input mode : out std logic;
     addr out : out std logic vector(7 downto 0);
     data out : out std logic vector(12 downto 0)
     );
end component;
```

```
component x7segb is
     port (
     x : in std logic vector(15 downto 0);
     clk: in std logic;
     clr : in std logic;
     a_to_g : out std_logic_vector(6 downto 0);
     an : out std logic vector(3 downto 0);
     dp : out std logic
     );
end component;
component clock pulse is
     port (
     inp : in std_logic;
     cclk: in std logic;
     clr: in std logic;
     outp : out std logic
     );
end component;
component mux2g is
     generic(N:integer :=4);
     port (
    a : in std logic vector(N-1 downto 0);
     b : in std logic vector(N-1 downto 0);
     s : in std logic;
     y : out std logic vector(N-1 downto 0)
     );
end component;
component clkdiv is
     port (
     mclk: in std_logic;
     clr: in std_logic;
     clk25: out std logic;
     clk190: out std logic;
     clk3: out std logic
     );
end component;
component mux4g is
     generic(N:integer :=4);
     port (
      a : in std logic vector(N-1 downto 0);
     b : in std logic vector(N-1 downto 0);
      c : in std logic vector(N-1 downto 0);
      d : in std_logic_vector(N-1 downto 0);
      s : in std logic vector(1 downto 0);
      z : out std logic vector(N-1 downto 0)
     );
end component;
```

```
signal go pulse, mode0, mode1, mode2, mode3, mode1 2: std logic;
     -- modes
signal addr in: std logic vector(7 downto 0);
          -- address input from IO
signal data in, data out, acc out: std logic vector(12 downto
0);
     -- Transitional pins from components
signal ir, pc, debug: std logic vector(7 downto 0);
     -- cardiac outputs for display
signal dsp sel: std logic vector(1 downto 0);
          -- Display Select
signal dsp0, dsp1, dsp2, dsp3: std logic vector(15 downto 0);
     -- Display options
signal dsp, x: std logic vector(15 downto 0);
          -- Display output for 7 segment display
signal mode3a, run, clk3: std logic;
          -- run pin for fast execution
signal step: std logic;
     -- single step for execution
signal outp, inp: std logic;
     -- output/input pin to display data contents.
begin
     data in <= sw(4 downto 0) & sw(3 downto 0) & sw(3 downto
0);
     addr in <= sw(3 downto 0) & sw(3 downto 0);
     mode0 \le not sw(7) and not sw(6);
     mode1 \le not sw(7) and sw(6);
     mode2 \le sw(7) and not sw(6);
     mode3 \le sw(7) and sw(6);
     mode1 2 <= mode1 or mode2;</pre>
     dsp sel <= sw(1 downto 0) or (outp & outp) or (inp & inp);
     dsp0 <= ir & pc;
     dsp1 <= debug & pc;
     dsp2 <= "000" & acc out;
     dsp3 <= "000" & data out;
     mode3a \le sw(7) and sw(6) and sw(5);
     run <= clk3 and mode3a;
     step <= run or btn(3);
     RunPulse: clkdiv
     port map (
     mclk => mclk,
     clr => '0',
```

```
clk3 \Rightarrow clk3
);
DisplayMux: mux4g
generic map (N => 16)
port map (
a => dsp0,
b \Rightarrow dsp1,
c \Rightarrow dsp2,
d \Rightarrow dsp3,
s \Rightarrow dsp sel,
z => dsp
);
DisplayMux2: mux2g
generic map (N => 16)
port map (
a \Rightarrow dsp,
b \Rightarrow dsp3,
s => mode1_2,
y => x
);
ClockPulseGo: clock pulse
port map (
inp => step,
cclk => mclk,
clr => '0',
outp => go pulse
);
Cardiac_LowLevel: cardiac_final
port map (
mode0 => mode0,
mode1 => mode1,
mode2 => mode2,
mode3 => mode3,
load0 => btn(0),
load1 => btn(1),
load2 => btn(2),
go => go pulse,
step \Rightarrow btn(3),
mem incr \Rightarrow btn(3),
clk => mclk,
addr_in => addr_in,
data in => data in,
acc out => acc out,
```

```
ir => ir,
     pc => pc,
     debug => debug,
     output mode => outp,
     input_mode => inp,
     addr_out => ld,
     data_out => data_out
     );
     Display: x7segb
     port map(
     x \Rightarrow x_{t}
     clk => mclk,
     clr => '0',
     a_to_g => a_to_g,
     an => an
     dp \Rightarrow dp
     );
end cardiac_final_top;
```

clkdiv:

```
-- Divides clock into three different speeds for expanded
execution -
-- clkdiv.vhd --
library IEEE;
use IEEE.std logic 1164.all;
use IEEE.std logic unsigned.all;
entity clkdiv is
     port (
     mclk: in std logic;
     clr: in std logic;
     clk25: out std logic;
     clk190: out std_logic;
     clk3: out std logic
     );
end clkdiv;
architecture clkdiv of clkdiv is
signal q: std logic vector(23 downto 0);
begin
     process(mclk, clr)
     begin
          if clr = '1' then
               q <= X"000000";
          elsif mclk'event and mclk = '1' then
               q \le q + 1;
          end if;
     end process;
     clk25 \le q(0);
     clk190 \le q(17);
     clk3 \le q(23);
end clkdiv;
```

clock_pulse:

```
-- Example 48: Clock Pulse --
-- clock pulse.vhd --
library IEEE;
use IEEE.std logic 1164.all;
entity clock pulse is
     port (
     inp : in std logic;
     cclk: in std logic;
     clr : in std logic;
     outp : out std logic
     );
end clock pulse;
architecture clock pulse of clock pulse is
signal delay1, delay2, delay3: std logic;
begin
     process (cclk, clr)
     begin
          if clr = '1' then
                delay1 <= '0';
               delay2 <= '0';
               delay3 <= '0';
          elsif cclk'event and cclk = '1' then
               delay1 <= inp;</pre>
               delay2 <= delay1;</pre>
               delay3 <= delay2;</pre>
          end if;
     end process;
     outp <= delay1 and delay2 and not delay3;
end clock pulse;
```

clock pulse2:

```
-- Synchronizes clock and button --
-- clock pulse2.vhd --
library IEEE;
use IEEE.std logic 1164.all;
entity clock pulse2 is
     port (
     inp : in std logic;
     cclk: in std logic;
     clr : in std logic;
     outp0 : out std logic;
     outp1 : out std logic
     );
end clock pulse2;
architecture clock pulse2 of clock pulse2 is
signal delay1, delay2, delay3, delay4, delay5: std_logic;
begin
     process (cclk, clr)
     begin
          if clr = '1' then
                delay1 <= '0';
                delay2 <= '0';
                delay3 <= '0';
                delay4 <= '0';
                delay5 <= '0';
          elsif (cclk'event and cclk = '1') then
                delay1 <= inp;</pre>
                delay2 <= delay1;</pre>
                delay3 <= delay2;</pre>
                delay4 <= delay3;</pre>
                delay5 <= delay4;
          end if;
     end process;
     outp0 <= delay1 and delay2 and not delay5;
     outp1 <= delay2 and delay3 and not delay4;
end clock pulse2;
```

control final:

```
-- Control unit for the CARDIAC --
-- control final.vhd --
library IEEE;
use IEEE.std logic 1164.all;
entity control final is
     port (
     clk: in std logic;
     clr: in std logic;
     stop: in std logic;
     go : in std logic;
     step: in std logic;
     inp in : in std logic;
     outp in : in std logic;
     fetch : out std logic;
     incr : out std logic;
     exe : out std logic;
     inp out : out std logic;
     outp out : out std logic
     );
end control final;
architecture control final of control final is
type state type is (start, fetch state, incr state, exe state,
input state, output_state, halt); --need input_state, and
output state which will go to fetch on step = '1'
signal present state, next state: state type;
begin
     sreg: process (clk, clr)
     begin
          if clr = '1' then
               present state <= start;</pre>
          elsif clk'event and clk = '1' then
               present state <= next state;</pre>
          end if;
     end process;
     C1: process (present state, qo, stop, inp in, outp in,
step)
     begin
          case present state is
               when start =>
               if go = '1' then
```

```
next state <= fetch_state;</pre>
else
     next state <= start;</pre>
end if;
when fetch_state =>
if qo = '1' then
     next state <= incr state;</pre>
else
     next state <= fetch state;</pre>
end if;
when incr state =>
if go = '1' then
     next state <= exe state;</pre>
else
     next state <= incr state;</pre>
end if;
when exe state =>
if go = '1' and inp_in = '1' then
     next state <= input state;</pre>
elsif go = '1' and outp in = '1' then
     next state <= output state;</pre>
elsif go = '1' and stop = '0' then
     next state <= fetch_state;</pre>
elsif go = '1' and stop = '1' then
     next state <= halt;</pre>
else
     next_state <= exe_state;</pre>
end if;
when input state =>
if step = '1' then
     next state <= fetch_state;</pre>
else
     next state <= input state;</pre>
end if;
when output state =>
if step = '1' then
     next state <= fetch state;</pre>
else
     next state <= output state;</pre>
end if;
when halt =>
```

```
next state <= halt;</pre>
               when others => null;
          end case;
     end process;
     C2: process (present_state)
     begin
          fetch <= '0';
          incr <= '0';
          exe <= '0';
          inp out <= '0';
          outp out <= '0';
          case present_state is
               when fetch state =>
               fetch <= '1';
               when incr state =>
               incr <= '1';
               when exe_state =>
               exe <= '1';
               when input state =>
               inp_out <= '1';
               when output state =>
               outp out <= '1';
               when others => null;
          end case;
     end process;
end control final;
```

datapath final:

```
-- Datapath for the Cardiac Computer --
-- datapath final.vhd --
library IEEE;
use IEEE.std logic 1164.all;
entity datapath final is
     port (
     clk: in std logic;
     fetch: in std logic;
     increment : in std logic;
     execute : in std_logic;
     clear : in std logic;
     mode3 : in std logic;
     output : in std logic;
     input: in std logic;
     data in : in std logic vector(12 downto 0);
     acc out : out std logic vector(12 downto 0);
     addr_out : out std_logic_vector(7 downto 0);
     ir : out std_logic_vector(7 downto 0);
     pc : out std logic vector(7 downto 0);
     debug : out std logic vector(7 downto 0);
     inp out : out std logic;
     outp out : out std_logic;
     mem load : out std logic;
     halt : out std logic
     );
end datapath final;
architecture datapath final of datapath final is
component add cardiac is
     port (
     acc in : in std_logic_vector(12 downto 0);
     data in : in std logic vector(12 downto 0);
     add out : out std logic vector(12 downto 0)
     );
end component;
component subtract cardiac is
     port (
     acc in : in std logic vector(12 downto 0);
     data in : in std logic vector(12 downto 0);
     sub out : out std logic vector(12 downto 0)
     );
end component;
component shift cardiac is
     port (
```

```
data in : in std logic vector(12 downto 0);
     sh code : in std logic vector(2 downto 0);
     sh out : out std logic vector(12 downto 0)
     );
end component;
component decode final is
     port (
     op : in std logic vector(3 downto 0);
     acc load : out std logic;
     halt : out std logic;
     mem load : out std logic;
     m0 : out std logic;
     m1 : out std logic vector(1 downto 0);
     neg : out std logic;
     jump : out std logic;
     inp : out std logic;
     outp : out std logic
     );
end component;
component mux4g is
     generic(N:integer :=4);
     port(
      a : in std logic vector(N-1 downto 0);
     b : in std logic vector(N-1 downto 0);
      c : in std logic vector(N-1 downto 0);
      d: in std logic vector(N-1 downto 0);
      s : in std logic vector(1 downto 0);
      z : out std logic vector(N-1 downto 0)
     );
end component;
component clock pulse2 is
     port (
     inp : in std logic;
     cclk: in std logic;
     clr : in std logic;
     outp0 : out std logic;
     outpl : out std logic
     );
end component;
component clock pulse is
     port (
     inp : in std logic;
     cclk: in std logic;
     clr : in std logic;
     outp : out std logic
     );
end component;
```

```
component mux2g is
     generic(N:integer :=4);
     a : in std logic vector(N-1 downto 0);
      b : in std logic vector(N-1 downto 0);
      s : in std logic;
      y : out std logic vector(N-1 downto 0)
     );
end component;
component reg is
     generic (N:integer := 8);
     port (
     load: in std logic;
     clk: in std logic;
     clr : in std_logic;
     d : in std logic vector(N-1 downto 0);
     q: out std logic vector(N-1 downto 0)
     );
end component;
component incr pc is
     port (
     incr : in std logic;
     data in : in std logic vector(7 downto 0);
     data out : out std logic vector(7 downto 0)
     );
end component;
signal addr mux sel: std logic;
          -- selects addr out
signal acc load exe: std logic;
          -- ACC load pin
signal acc pulse load, acc pulse clk: std logic;
          -- for ACC clock pulse2
signal ir pulse load, ir pulse clk: std logic;
          -- for IR clock pulse2
signal incr pc load, exe pc load, pc load: std logic;
          -- PC load pins
signal incr pulse load: std logic;
     -- for Incr circuit
signal acc load, m0, neg, halt out: std logic;
          -- decode outputs
signal m1: std logic vector(1 downto 0);
          -- decode output for ALU mux select
signal op code : std logic vector(3 downto 0);
          -- op_code to decode
signal sh code : std logic vector(2 downto 0);
          -- sh code for shifting
```

```
signal ir out, pc data in, incr out: std logic vector(7 downto
0):
signal sh out, add out, sub out, alu mux out:
std logic vector(12 downto 0);
     -- ALU outpins into mux for ACC
signal ir reg out: std logic vector(11 downto 0);
          -- IR output
signal pc_reg_out: std logic vector(7 downto 0);
          -- PC output
signal acc reg out: std logic vector(12 downto 0);
          -- ACC output
signal jump, jmp: std logic;
     -- jump selection for PC
begin
     halt <= halt out;
     addr mux sel <= (m0 and execute) or output or input;
     jmp <= jump or (acc reg out(12) and neg);</pre>
     incr pc load <= increment and mode3;</pre>
     exe pc load <= execute and mode3 and jmp;
     pc load <= halt out or incr pc load or exe pc load;
     --pc load <= increment or (execute and jump);</pre>
     acc out <= sh out;</pre>
     acc load exe <= execute and acc load;
     sh code <= (not op code(3) and op code(2) and not
op code(1) and not op code(0)) & ir out(4) & ir out(0);
     ir out <= ir reg out(7 downto 0);</pre>
     op code <= ir reg out(11 downto 8);
     debug <= pc load & increment & jmp & jump & neg & mode3 &
execute & exe pc load;
     ir <= ir out;</pre>
     pc <= pc reg out;
     Dec: decode final
     port map (
     op => op code,
     acc load => acc load,
     halt => halt out,
     mem load => mem load,
     m0 => m0,
     m1 => m1,
```

```
neg => neg,
jump => jump,
inp => inp out,
outp => outp out
);
AddrMux: mux2g
generic map (N => 8)
port map (
a => pc reg out,
b => ir_out,
s => addr mux sel,
y => addr out
);
IRClockPulse2: clock pulse2
port map (
inp => fetch,
cclk => clk,
clr => '0',
outp0 => ir pulse load,
outp1 => ir pulse clk
);
IRRegister: reg
generic map (N => 12)
port map (
load => ir_pulse_load,
clk => ir_pulse_clk,
clr => clear,
d \Rightarrow data in(11 downto 0),
q => ir reg out
);
PCDataMux: mux2g
generic map (N => 8)
port map (
a \Rightarrow ir out,
b => incr out,
s => increment,
y => pc_data_in
);
PCRegister: reg
generic map (N => 8)
port map (
load => pc_load, --pc_pulse_load,
```

```
clk => clk, --pc pulse clk,
clr => clear,
d => pc data in,
q => pc reg out
);
IncrClockPulse2: clock pulse
port map (
inp => increment,
cclk => clk,
clr => '0',
outp => incr pulse load
);
Incr: incr pc
port map (
incr => incr pulse_load,
data in => pc_reg_out,
data out => incr out
);
Add: add cardiac
port map (
acc in => sh_out,
data in => data in,
add out => add out
);
Sub: subtract_cardiac
port map (
acc in => sh out,
data in => data in,
sub out => sub out
);
ALUMux: mux4g
generic map (N \Rightarrow 13)
port map (
a => sh out,
b => add out,
c => data in,
d => sub out,
s => m1,
z => alu mux out
);
ACCClockPulse2: clock pulse2
```

```
port map (
     inp => acc_load_exe,
     cclk => clk,
     clr => '0',
     outp0 => acc pulse load,
     outpl => acc_pulse_clk
     );
     Acc: reg
     generic map (N \Rightarrow 13)
     port map (
     load => acc_pulse_load,
     clk => acc pulse clk,
     clr => clear,
     d => alu mux out,
     q => acc reg out
     );
     Shift: shift_cardiac
     port map (
     data_in => acc_reg_out,
     sh code => sh code,
     sh_out => sh_out
     );
end datapath final;
```

decode final:

```
-- decode the op code for the cardiac computer --
-- decode final.vhd --
library IEEE;
use IEEE.std logic 1164.all;
entity decode final is
     port (
     op : in std logic vector(3 downto 0);
     acc load : out std logic;
     halt : out std logic;
     mem load : out std logic;
     m0 : out std logic;
     m1 : out std logic vector(1 downto 0);
     neq: out std logic;
     jump : out std logic;
     inp : out std logic;
     outp : out std logic
     );
end decode final;
architecture decode final of decode final is
signal s: std logic vector(9 downto 0);
begin
     process (s, op)
     begin
           case op is
                 when "0000" \Rightarrow s \Leftarrow "010000000";
                 when "0001" \Rightarrow s <= "0000010101";
                 when "0010" \Rightarrow s \Leftarrow "0000010011";
                 when "0011" \Rightarrow s \Leftarrow "0000100000";
                 when "0100" \Rightarrow s \Leftarrow "0000010000";
                 when "0101" \Rightarrow s \Leftarrow "1000000000";
                 when "0110" \Rightarrow s \Leftarrow "0000001001";
                 when "0111" \Rightarrow s <= "0000010111";
                 when "1000" => s <= "0010000000";
                 when "1001" => s <= "0001000000";
                 when others => s <= "0000000000";
           end case;
     end process;
     outp \leq s(9);
     inp \leq s(8);
     jump \leq s(7);
     halt \leq s(6);
     neg \le s(5);
     acc load \leq s(4);
```

```
mem_load <= s(3);
    m1 <= s(2 downto 1);
    m0 <= s(0);
end decode_final;</pre>
```

iner bed2:

```
-- Increments a 2 digit BCD number --
-- incr bcd2.vhd --
library IEEE;
use IEEE.std logic 1164.all;
use IEEE.std logic unsigned.all;
entity incr bcd2 is
     port (
     data in : in std logic vector(7 downto 0);
     data out : out std logic vector(7 downto 0)
     );
end incr bcd2;
architecture incr bcd2 of incr bcd2 is
component bcd adder4 is
     port (
     a : in std logic vector(3 downto 0);
     b: in std logic vector(3 downto 0);
     c in : in std logic;
     c out : out std logic;
     s : out std logic vector(3 downto 0)
     );
end component;
signal c0_out: std_logic;
signal s0, s1: std logic vector(3 downto 0);
signal data: std logic vector(7 downto 0);
begin
     data <= s1 & s0;
     B4: bcd adder4
     port map (
     a => data in(3 downto 0),
    b => "0001",
    c in => '0',
    c out => c0 out,
    s => s0
     );
    B5: bcd adder4
    port map (
    a => data in(7 downto 4),
    b => "0000",
```

incr_pc:

```
-- Increment Circuit for the PC --
-- incr pc.vhd --
library IEEE;
use IEEE.std logic_1164.all;
use IEEE.std logic unsigned.all;
entity incr pc is
     port (
     incr : in std logic;
     data in : in std logic vector(7 downto 0);
     data out : out std logic vector(7 downto 0)
     );
end incr pc;
architecture incr pc of incr pc is
component incr bcd2 is
     port (
     data in : in std logic_vector(7 downto 0);
     data out : out std logic vector(7 downto 0)
     );
end component;
signal data: std logic vector(7 downto 0);
begin
     IncrementCircuit: incr bcd2
     port map (
     data in => data_in,
     data out => data
     );
     process (incr, data, data_in)
     begin
          if incr = '1' then
               data out <= data;
               data out <= data in;
          end if;
     end process;
end incr pc;
```

mem addr reg:

```
-- Memory Address Register that contains an address from 0 - 99
-- mem addr reg.vhd --
library IEEE;
use IEEE.std logic 1164.all;
use IEEE.std logic unsigned.all;
entity mem addr reg is
     port (
     load0 : in std logic;
     load1 : in std logic;
     clk: in std logic;
     incr : in std logic;
     addr in : in std logic vector(7 downto 0);
     addr out bcd : out std logic vector(7 downto 0);
     addr out : out std logic vector(6 downto 0)
     );
end mem addr reg;
architecture mem addr reg of mem addr reg is
type mem type is array(0 to 1) of std logic vector(3 downto 0);
signal mem array: mem type;
signal addr out trimmed: std logic vector(7 downto 0);
begin
     process (clk)
     begin
          if (clk'event and clk = '1') then
               if load0 = '1' then
                    mem_array(0) <= addr in(3 downto 0);</pre>
               end if;
               if load1 = '1' then
                    mem array(1) <= addr in(7 downto 4);</pre>
               end if;
               if incr = '1' then
                    if conv integer (mem array (0)) >= 9 then
                          if conv integer(mem array(1)) >= 9 then
                               mem array(1) \le "0000";
                          else
                               mem array(1) \le mem array(1) +
                               "0001";
                          end if;
                         mem array(0) <= "0000";
                    else
                         mem array(0) \le mem array(0) + "0001";
                    end if;
               end if;
```

```
end if;
end process;
addr_out_trimmed <= (mem_array(1) * "1010") + mem_array(0);
addr_out <= addr_out_trimmed(6 downto 0);
addr_out_bcd <= mem_array(1) & mem_array(0);
end mem_addr_reg;</pre>
```

mem stack1 final:

```
-- Creates a 100 x 1 bit memory stack --
-- mem stack4.vhd --
library IEEE;
use IEEE.std logic 1164.all;
use IEEE.std logic unsigned.all;
entity mem stack1 final is
     port (
     load: in std logic;
     clk: in std logic;
     --clr : in std logic;
     addr : in std logic vector(6 downto 0);
     data in : in std logic;
     data out : out std logic
     );
end mem stack1 final;
architecture mem stack1 final of mem stack1 final is
type ram type is array(0 to 127) of std_logic;
signal ram array: ram type;
begin
     process(clk) --, clr)
     begin
          if (clk'event and clk = '1') then
               if load = '1' then
                     ram array(conv integer(addr)) <= data_in;</pre>
               end if;
          end if;
     end process;
     data out <= ram array(conv integer(addr));</pre>
end mem stack1 final;
```

mem stack4 final:

```
-- Creates a 100 x 4 bits memory stack --
-- mem stack4 final.vhd --
library IEEE;
use IEEE.std logic 1164.all;
use IEEE.std logic unsigned.all;
entity mem stack4 final is
     port (
     load: in std logic;
     clk : in std logic;
     --clr: in std logic;
     addr : in std logic vector(6 downto 0);
     data in : in std logic vector(3 downto 0);
     data out : out std logic vector(3 downto 0)
     );
end mem_stack4 final;
architecture mem stack4 final of mem stack4 final is
type ram type is array(0 to 127) of std logic vector(3 downto
0);
signal ram array: ram type;
begin
     process(clk) --, clr)
     begin
          if clr = '1' then
               ram array <= (others=>'0'));
          els
          if (clk'event and clk = '1') then
               if load = '1' then
                    ram array(conv integer(addr)) <= data in;</pre>
               end if;
          end if;
     end process;
     data out <= ram array(conv_integer(addr));</pre>
end mem stack4 final;
```

memory_final:

```
-- 100 by 1000 memory circuit where it takes an address input
from datapath as well and is muxed depending on the mode--
-- memory final.vhd --
library IEEE;
use IEEE.std logic 1164.all;
use IEEE.std logic unsigned.all;
entity memory final is
     port (
     load0 : in std logic;
     load1 : in std logic;
     load2 : in std logic;
     mode1 : in std logic;
     mode2 : in std logic;
     inp mode : in std logic;
     clk: in std logic;
     clr : in std logic;
     incr : in std_logic;
     write mem : in std logic;
     data in : in std logic vector(12 downto 0);
     addr in : in std logic vector(7 downto 0);
     addr_in_datapath : in std_logic_vector(7 downto 0);
     addr out : out std logic vector(7 downto 0);
     data out : out std logic vector(12 downto 0)
     );
end memory final;
architecture memory final of memory final is
component clock pulse is
     port (
     inp : in std logic;
     cclk: in std logic;
     clr: in std logic;
     outp : out std logic
     );
end component;
component mem addr reg is
     port (
     load0 : in std logic;
     load1 : in std logic;
     clk: in std logic;
     incr : in std_logic;
     addr in : in std logic vector(7 downto 0);
```

```
addr out bcd : out std logic vector(7 downto 0);
     addr out : out std logic vector(6 downto 0)
     );
end component;
component mem stack4 final is
     port (
     load: in std logic;
     clk : in std logic;
     addr : in std logic vector(6 downto 0);
     data in : in std logic vector(3 downto 0);
     data out : out std logic vector(3 downto 0)
     );
end component;
component mem stack1 final is
     port (
     load: in std logic;
     clk: in std logic;
     addr : in std logic vector(6 downto 0);
     data_in : in std logic;
     data out : out std logic
     );
end component;
component mux2q is
     generic(N:integer :=4);
     port (
     a : in std logic vector(N-1 downto 0);
     b : in std logic vector(N-1 downto 0);
     s : in std logic;
     y : out std logic vector(N-1 downto 0)
     );
end component;
signal internal addr sel, mem load0 pulse, mem load1 pulse,
mem load0,
     mem load1, mem incr, sign load, s2 load, s1 load, s0 load,
     sign out, incr pulse: std logic;
signal addr, addr datapath, internal addr: std logic vector
     (6 downto 0);
signal digit2 out, digit1 out, digit0 out: std logic vector
     (3 downto 0);
begin
     internal addr sel <= model or mode2;</pre>
     mem load0 <= (mode1 and load0);</pre>
```

```
mem load1 <= (mode1 and load1);</pre>
     mem incr <= mode2 and incr pulse;</pre>
     sign load <= ((mode2 or inp mode) and load2) or write mem;
     s2_load <= sign_load;</pre>
     s1 load <= ((mode2 or inp mode) and load1) or write mem;</pre>
     s0 load <= ((mode2 or inp mode) and load0) or write_mem;
     data out <= sign out & digit2 out & digit1_out &
digit0 out;
     addr datapath <= (addr in datapath(7 downto 4) * "1010") +
          addr in datapath(3 downto 0);
     InternalAddressMux: mux2g
     generic map (N=>7)
     port map (
     a => addr datapath,
     b \Rightarrow addr
     s => internal addr sel,
     y => internal addr
     );
     Clock: clock pulse
     port map(
     inp => incr,
     cclk => clk,
     clr => clr,
     outp => incr pulse
     );
     MemLoad0: clock pulse
     port map(
     inp => mem load0,
     cclk => clk,
     clr => clr,
     outp => mem load0 pulse
    MemLoad1: clock pulse
    port map (
    inp => mem load1,
    cclk => clk,
    clr => clr,
    outp => mem load1 pulse
    MemAddrReg: mem addr reg
    port map (
    load0 => mem load0 pulse,
```

```
load1 => mem load1 pulse,
     clk => clk,
     incr => mem incr,
     addr in => addr in,
     addr out bcd => addr out,
     addr out => addr
     );
     RamStackSign: mem_stack1_final
     port map (
     load => sign load,
     clk => clk,
     addr => internal addr,
     data in => data in (12),
     data out => sign out
     );
     RamStackDigit2: mem stack4 final
     port map (
     load => s2 load,
     clk => clk,
     --clr => clr,
     addr => internal addr,
     data in => data in(11 downto 8),
     data out => digit2 out
     RamStackDigit1: mem stack4 final
     port map (
     load => s1 load,
     clk => clk,
     addr => internal addr,
     data in => data in(7 downto 4),
     data out => digit1 out
     );
     RamSTackDigit0: mem stack4 final
     port map (
     load => s0 load,
     clk => clk,
     addr => internal addr,
     data in => data in(3 downto 0),
     data_out => digit0 out
     );
end memory final;
```

mux_2g:

```
-- A two to one mux for any size inputs --
-- mux2g.vhd--
library IEEE;
use IEEE.STD LOGIC 1164.all;
entity mux2g is
     generic(N:integer :=4);
     port(
     a : in std logic vector(N-1 downto 0);
     b : in std_logic_vector(N-1 downto 0);
     s : in std logic;
     y : out std_logic_vector(N-1 downto 0)
     );
end mux2g;
architecture mux2g of mux2g is
begin
     pl: process (a, b, s)
     begin
          if s = '0' then
               y <= a;
          else
               y \le b;
          end if;
     end process;
end mux2g;
```

```
mux 4g:
```

```
-- A generic four to one mux for any sized input --
-- mux4q.vhd--
library IEEE;
use IEEE.STD LOGIC 1164.all;
entity mux4g is
     generic(N:integer :=4);
     port (
      a : in std logic vector(N-1 downto 0);
     b : in std logic vector(N-1 downto 0);
      c : in std logic vector(N-1 downto 0);
      d: in std logic vector(N-1 downto 0);
      s : in std logic vector(1 downto 0);
      z : out std logic vector(N-1 downto 0)
     );
end mux4g;
architecture mux4g of mux4g is
component mux2g
     generic(N:integer :=4);
      port (
      a : in std logic vector(N-1 downto 0);
      b : in std logic vector(N-1 downto 0);
      s : in std logic;
      y : out std logic vector(N-1 downto 0)
     );
end component;
signal v, w: std logic vector(N-1 downto 0);
begin
     M1: mux2g generic map(N => N) port map
     (a => a, b => b, s => s(0), y => v);
     M2: mux2g generic map(N => N) port map
     (a \Rightarrow c, b \Rightarrow d, s \Rightarrow s(0), y \Rightarrow w);
     M3: mux2g generic map(N => N) port map
     (a => v, b => w, s => s(1), y => z);
end mux4g;
```

reg:

```
-- A register to hold any sized input -
-- reg.vhd --
library IEEE;
use IEEE.std_logic_1164.all;
entity reg is
     generic (N:integer := 8);
     port (
     load: in std logic;
     clk: in std_logic;
     clr: in std logic;
     d: in std logic vector(N-1 downto 0);
     q: out std logic vector(N-1 downto 0)
     );
end reg;
architecture reg of reg is
begin
     process (clk, clr)
     begin
          if clr = '1' then
               q <= (others => '0');
          elsif clk'event and clk = '1' then
               if load = '1' then
                    q \ll d;
               end if;
          end if;
     end process;
end reg;
```

shift_cardiac:

```
-- Does a single right shift, a single left shift, or no shift -
-- shift cardiac.vhd --
library IEEE;
use IEEE.std logic 1164.all;
entity shift cardiac is
     port (
     data in : in std logic vector(12 downto 0);
     sh code : in std logic vector(2 downto 0);
     sh out : out std logic vector(12 downto 0)
     );
end shift cardiac;
architecture shift cardiac of shift cardiac is
component mux4g is
     generic(N:integer :=4);
     port (
      a : in std logic vector(N-1 downto 0);
      b : in std_logic_vector(N-1 downto 0);
      c : in std logic vector(N-1 downto 0);
      d: in std logic vector(N-1 downto 0);
      s : in std logic vector(1 downto 0);
      z : out std logic vector(N-1 downto 0)
     );
end component;
component mux2g is
     generic(N:integer := 2);
     port (
     a : in std logic vector(N-1 downto 0);
     b : in std logic vector(N-1 downto 0);
     s : in std logic;
     y : out std logic vector(N-1 downto 0)
     );
end component;
signal shr, shl: std logic vector(12 downto 0);
signal sh sel: std logic vector(1 downto 0);
begin
     shr <= data in(12) & "0000" & data_in(11 downto 8) &
          data in (7 downto 4);
```

```
shl <= data_in(12) & data_in(7 downto 4) & data_in(3 downto</pre>
0) &
             "0000";
      M1: mux2g
      generic map (N \Rightarrow 2)
      port map (
      a => "00",
      b => sh code(1 downto 0),
      s \Rightarrow sh code(2),
      y => sh sel
      );
      M2: mux4g
      generic map (N \Rightarrow 13)
      port map (
      a => data in,
      b \Rightarrow shr,
      c \Rightarrow shl,
      d => data_in,
      s \Rightarrow sh sel,
      z \Rightarrow sh out
      );
end shift cardiac;
```

subtract cardiac:

```
-- Subtracts the datapath from the Accumulator --
-- subtract cardiac.vhd --
library IEEE;
use IEEE.std logic 1164.all;
entity subtract cardiac is
     port (
     acc in : in std logic vector(12 downto 0);
     data in : in std logic vector(12 downto 0);
     sub out : out std logic vector(12 downto 0)
     );
end subtract cardiac;
architecture subtract cardiac of subtract cardiac is
component add cardiac is
     port (
     acc in : in std logic vector(12 downto 0);
     data in : in std logic vector(12 downto 0);
     add out : out std logic vector(12 downto 0)
     );
end component;
signal data: std logic vector(12 downto 0);
     data <= (not data in(12)) & data in(11 downto 0);</pre>
     A3: add cardiac
     port map (
     acc in => acc in,
     data in => data,
     add out => sub out
     );
end subtract cardiac;
```

tens_compliment13:

```
-- creates a tens compliment of a signed 3 digit BCD number (13
bits)-
-- tens compliment13.vhd --
library IEEE;
use IEEE.std logic 1164.all;
entity tens compliment13 is
      port (
      a : in std_logic_vector(12 downto 0);
      s : out std logic vector(12 downto 0)
      );
end tens compliment13;
architecture tens compliment13 of tens compliment13 is
component bcd adder34 is
      port (
      a : in std logic vector(12 downto 0);
     b: in std logic vector(12 downto 0);
      s : out std logic vector(13 downto 0)
     );
end component;
signal digit2, s2, digit1, s1, digit0, s0: std logic vector
      (3 downto 0);
signal sf: std logic vector(13 downto 0);
signal s out: std logic_vector(12 downto 0);
begin
     digit2 <= a(11 downto 8);</pre>
     digit1 \le a(7 downto 4);
     digit0 <= a(3 downto 0);</pre>
     process (digit2, digit1, digit0, s0, s1, s2)
     begin
           case digit2 is
                 when "0000" \Rightarrow s2 \Leftarrow "1001";
                 when "0001" \Rightarrow s2 \Leftarrow "1000";
                 when "0010" \Rightarrow s2 \Leftarrow "0111";
                 when "0011" \Rightarrow s2 <= "0110";
                 when "0100" \Rightarrow s2 \Leftarrow "0101";
                 when "0101" \Rightarrow s2 \Leftarrow "0100";
                 when "0110" \Rightarrow s2 \Leftarrow "0011";
                when "0111" \Rightarrow s2 <= "0010";
                when "1000" => s2 <= "0001";
                when "1001" => s2 <= "0000";
```

```
when others \Rightarrow s2 <= "0000";
              end case;
              case digit1 is
                    when "0000" \Rightarrow s1 <= "1001";
                    when "0001" \Rightarrow s1 <= "1000";
                    when "0010" \Rightarrow s1 <= "0111";
                    when "0011" \Rightarrow s1 <= "0110";
                    when "0100" \Rightarrow s1 \Leftarrow "0101";
                    when "0101" \Rightarrow s1 \Leftarrow "0100";
                    when "0110" \Rightarrow s1 \Leftarrow "0011";
                    when "0111" \Rightarrow s1 \Leftarrow "0010";
                    when "1000" => s1 <= "0001";
                    when "1001" \Rightarrow s1 \Leftarrow "0000";
                    when others => s1 <= "0000";
             end case;
             case digit0
                                  is
                    when "0000" \Rightarrow s0 \Leftarrow "1001";
                    when "0001" \Rightarrow s0 \Leftarrow "1000";
                    when "0010" \Rightarrow s0 \Leftarrow "0111";
                    when "0011" \Rightarrow s0 \Leftarrow "0110";
                    when "0100" \Rightarrow s0 \Leftarrow "0101";
                    when "0101" => s0 <= "0100";
                    when "0110" \Rightarrow s0 \Leftarrow "0011";
                    when "0111" \Rightarrow s0 \Leftarrow "0010";
                    when "1000" => s0 <= "0001";
                    when "1001" => s0 \le "0000";
                    when others => s0 <= "0000";
             end case;
      end process;
      s \text{ out } \leq a(12) \& s2 \& s1 \& s0;
      B1: bcd adder34
      port map (
      a => s out,
      b =  0000000000001",
      s \Rightarrow sf
      );
      s \le sf(12 \text{ downto } 0);
end tens compliment13;
```

x7segbc:

```
-- Example 52: x7segbc - input cclk should be 190 Hz --
-- x7seqbc.vhd --
-- x7segb.vhd --
library IEEE;
use IEEE.std logic 1164.all;
use IEEE.std logic unsigned.all;
entity x7segbc is
     port (
     x : in std logic vector(15 downto 0);
     cclk: in std logic;
     clr : in std logic;
     a to g : out std logic vector(6 downto 0);
     an : out std_logic_vector(3 downto 0);
     dp : out std logic
     );
end x7segbc;
architecture x7segbc of x7segbc is
signal s : std logic vector(1 downto 0);
signal digit : std logic vector(3 downto 0);
signal aen : std logic vector(3 downto 0);
begin
     dp <= '1';
     aen(3) \le x(15) or x(14) or x(13) or x(12);
     aen(2) \le x(15) or x(14) or x(13) or x(12) or x(11) or
x(10) or x(9) or x(8);
     aen(1) \le x(15) or x(14) or x(13) or x(12) or x(11) or
x(10) or x(9) or x(8) or x(7) or x(6) or x(5) or x(4);
     aen(0) <= '1'; -- digit 0 always on
-- Quad 4-to-1 MUX: mux44
     process (s, x)
     begin
          case s is
                when "00" \Rightarrow digit \Leftarrow x(3 downto 0);
                when "01" \Rightarrow digit \Leftarrow x(7 downto 4);
                when "10" \Rightarrow digit \Leftarrow x(11 downto 8);
                when others \Rightarrow digit \Leftarrow x(15 downto 12);
          end case;
     end process;
```

```
--// 7-segment decoder: hex7seg
     process (digit)
     begin
          case digit is
                when X"0" => a to q <= "0000001";
                when X"1" => a to g <= "10011111";
                when X"2" => a to g <= "0010010";
                when X"3" => a to g <= "0000110";
                when X"4" => a to g <= "1001100";
                when X"5" => a to q <= "0100100";
                when X"6" => a to g <= "0100000";
                when X"7" \Rightarrow a to g <= "0001101";
                when X"8" => a to g <= "0000000";
                when X"9" => a to g <= "0000100";
                when X"A" => a to g <= "0001000";
                when X"B" => a to g <= "1100000";
                when X"C" => a to g <= "0110001";
                when X"D" => a to g <= "1000010";
                when X''E'' => a to g <= "0110000";
                when others \Rightarrow a to g \Leftarrow "0111000";
          end case;
     end process;
-- Digit select: ancode
     process (s, aen)
     begin
          an <= "1111";
          if aen(conv integer(s)) = '1' then
                an(conv integer(s)) <= '0';</pre>
          end if;
     end process;
-- 2-bit counter
     process (cclk, clr)
     begin
          if clr = '1' then
                s \le "00";
          elsif cclk'event and cclk = '1' then
                s \le s + 1;
          end if:
     end process;
end x7seqbc;
```